默认 日期 大小 文件数 浏览量 最新下载 xml
design-磁力链接相关资源由用户搜索指令自动获取,结果来源于网络,本站不存储任何资料,亦不承担任何责任,请于24小时内删除,搜索到31185个磁力,显示前4000条数据,用时20ms。
    ... vtt": 12749, "5 -Quick Design Solutions Logo, Flyer, Poster, ... mp4": 58943515, "5 -Quick Design Solutions Logo, Flyer, Poster, ... Successful Content Trends, quality, and design tips.mp4": 52712349, "3 ... Content Trends, quality, and design tips.en_US.vtt": 6247, ...
创建时间: 2024-12-03 17:31:18 大小:2.94 GB 文件数量:83 热度:6 最近下载:2025-09-27 02:29:02
    ... Resources.txt": 70, "3 - SOLID Design Principles": {"3 -O - OpenClosed Principle ... (ISP).mp4": 61415597}, "5 - Creational Design Patterns": {"5 -Builder.mp4": 185429259 ... Factory.mp4": 180068461}, "6 - Structural Design Patterns": {"2 -Adapter.mp4": 123227316 ...
创建时间: 2025-06-22 11:34:25 大小:1.7 GB 文件数量:32 热度:4 最近下载:2025-09-26 22:58:01
    {"~Get Your Files Here !": {"Bonus Resources.txt": 386, "IntroLogicCircuitsLogic.pdf": 42216723}, "Get Bonus Downloads Here.url": 180}
创建时间: 2022-07-17 09:54:50 大小:40.26 MB 文件数量:3 热度:12 最近下载:2025-09-26 22:34:04
    ... .vtt": 11507, "2. How to design a current source.mp4": 64952240 ... , "2. How to design a current source.vtt": 8997 ... .vtt": 16316, "3. How to design a common-emitter amplifier.mp4 ... ": 181235705, "3. How to design a common-emitter amplifier.vtt ...
创建时间: 2020-04-13 23:36:09 大小:5.35 GB 文件数量:200 热度:8 最近下载:2025-09-26 21:49:05
    {"~Get Your Files Here !": {"Bonus Resources.txt": 386, "HardwareDescriptionLanguageDemystifiedExploreDigit....epub": 3988399}, "Get Bonus Downloads Here.url": 182}
创建时间: 2022-01-26 08:34:32 大小:3.8 MB 文件数量:3 热度:11 最近下载:2025-09-26 20:05:05
    ... of Digital Logic with Verilog Design, Third Edition - Stephen Brown.pdf ...
创建时间: 2018-12-31 04:05:33 大小:9.01 MB 文件数量:12 热度:15 最近下载:2025-09-26 19:35:04
    ... ": 1851}, "5. Verilog Design Styles": {"7. Remember!.mp4 ... Verilog_Behavioral_style.srt": 3858, "10. Design a 1bit full_adder.mp4": 15328767 ... 1212, "2. Verilog Structural Design.mp4": 10739489, "2. ... "25. Action time - Design an Arithmetical Logical Unit (ALU ...
创建时间: 2021-11-22 05:40:41 大小:3.37 GB 文件数量:421 热度:10 最近下载:2025-09-26 19:25:01
    {"design.mdf": 1140654080, "design.mds": 4445}
创建时间: 2018-10-30 23:30:33 大小:1.06 GB 文件数量:2 热度:19 最近下载:2025-09-26 17:39:03
    {"_ free audiobook version.txt": 716, "_ uploads will cease (your support needed - urgent).txt": 661, "Clean Code Cookbook_ Recipes to Improve the Design and Quality of Your Code by Maximiliano Contieri.epub": 2439772}
创建时间: 2023-09-19 16:22:42 大小:2.33 MB 文件数量:3 热度:2 最近下载:2025-09-26 17:04:02
    {"Torrent Downloaded From XXXClub.to .nfo": 34, "AssholeFever.25.05.24.Leya.Desantis.Interior.Design.Behind.XXX.2160p.mp4": 5039803880}
创建时间: 2025-05-25 08:16:07 大小:4.69 GB 文件数量:2 热度:23 最近下载:2025-09-26 16:57:01
    {"Chaos.by.Design.1988.1080p.MyTVS.WEB-DL.H265.AAC-TAGWEB.mkv": 2686112450, "【不太灵影视 www.butailing.com】【一个专业的高清影视下载网站】.MKV": 636976}
创建时间: 2023-03-28 00:00:11 大小:2.5 GB 文件数量:2 热度:16 最近下载:2025-09-26 15:20:03
    {"~Get Your Files Here !": {"01 - Introduction": {"001 Preview.mp4": 28383263, "001 Preview_en.vtt": 4657, "002 Introduction to Serial Communication.mp4": 6516343, "002 Introduction to Serial Communication_en.vtt": 1092, "004 Synchronous & Asynchronous ...
创建时间: 2022-05-05 13:13:21 大小:1.33 GB 文件数量:34 热度:11 最近下载:2025-09-26 14:28:03
    {"Tripathi S. Digital VLSI Design and Simulation with Verilog 2022.pdf": 3336183}
创建时间: 2021-12-24 16:44:42 大小:3.18 MB 文件数量:1 热度:7 最近下载:2025-09-26 14:26:02
    {"~Get Your Files Here !": {"Bonus Resources.txt": 386, "DigitalVLSIDesignandSimulationwithVerilog.epub": 10652733}, "Get Bonus Downloads Here.url": 182}
创建时间: 2022-03-10 16:47:26 大小:10.16 MB 文件数量:3 热度:6 最近下载:2025-09-26 13:58:03
    ... , "Introduction to Logic Circuits & Logic Design with Verilog vol 2.pdf ... , "Introduction to Logic Circuits & Logic Design with Verilog vol 2.epub ...
创建时间: 2019-04-26 06:56:56 大小:81.24 MB 文件数量:8 热度:17 最近下载:2025-09-26 13:56:02
    {"Cover.jpg": 77461, "Fundamentals of Digital Logic with Verilog Design, Third Edition - Stephen Brown.pdf": 6513421}
创建时间: 2018-10-29 15:36:00 大小:6.29 MB 文件数量:2 热度:27 最近下载:2025-09-26 13:54:02
    {"Embedded SoPC design with NIOSII processor and Verilog examples-2010kaiser.pdf": 36669377}
创建时间: 2018-12-10 13:58:08 大小:34.97 MB 文件数量:1 热度:11 最近下载:2025-09-26 13:53:01
    ... - Full Subtractor.mp4": 54893866, "12 - Design Procedure.html": 651, "11 - Introduction ... ": 38626319}, "Digital Systems and Logic Design with verilog codes.jpg": 54287 ... , "Digital Systems and Logic Design with verilog codes.txt": 4413 ...
创建时间: 2022-05-05 18:31:12 大小:735.32 MB 文件数量:29 热度:10 最近下载:2025-09-26 13:52:02
    {"tracked_by_h33t_com.txt": 185, "Getting_StartED_Building_Websites.tgz": 19921695, "Torrent downloaded from AhaShare.com.txt": 58, "Torrent Downloaded From ExtraTorrent.cc.txt": 352}
创建时间: 2019-01-20 18:40:10 大小:19 MB 文件数量:4 热度:8 最近下载:2025-09-26 12:55:03
    {"3D Home Design Software Free Download Full Version For Pc.rar": 33965, "3D-Home-Design-Software-Free-Download-Full-Version-For-Pc-784844_meta.xml": 766, "3D-Home-Design-Software-Free-Download-Full-Version-For-Pc-784844_meta.sqlite": 20480}
创建时间: 2023-08-16 23:58:21 大小:53.92 KB 文件数量:3 热度:4 最近下载:2025-09-26 12:52:05